A programmable sequencer and a memory module have been designed and built to demonstrate high speed operation of the FASTBUS, and to study design implications of the FASTBUS specification. Both are implemented in ECL, and illustrate master and slave operation, arbitration circuit design, and logical and geographical addressing considerations.
INTRODUCTION
Early in the prototyping stage of FASTBUS development it was suggested to build a versatile high-speed sequencer, and a RAM based memory module to demonstrate high-speed operation of FASTBUS, and the possible varieties of data transfer protocols. These modules are the result of that effort, and are now running in a development system at SLAC. Discussion of running performance and software aspects of this project can be found in a companion paper entitled "A FASTBUS Demonstration System."
The design philosophy and nomenclature reported in this paper are compatible with the FASTBUS spec current during 1979-1980, although it should be recognized that changes have taken place since that time.
Both modules are built on FASTBUS kluge cards using conventional wire-wrap, except that each line is terminated at the "receiving" end in 100Q to -2V, and routing is optimized for minimum wiring length. Due to wide availability, and ability to properly drive wirewrap, MECL 10000 was the preferred logic class used in these designs.
GENERAL DESCRIPTION AND OPERATION

Memory
The memory is based upon ECL memory chips, 4 x 256, organized ii1 a 32-bit wide by 256 word memory. Soft-loadable logical addressing is provided in a control space register accessible via geographic mode in startup, as provided in the FASTBUS standard. The entire memory located in "data space" is then addressable in the conventional two-cycle mode (address/ data) or in the three cycle mode (module address/ extended address/data). "Control space" is likewise addressable in two or three cycle mode. Figure 1 illustrates a simplified block diagram of the memory.
Block transfers of arbitrary length, in accordance with the FASTBUS standard, can be used to read or write sequentially from/to the RAM memory starting with the address initialized during the address portion of the cycle.
Parity generation and/or checking can be performed on all transfers, and a self-contained parity error counter can keep count of errors.
The RAM memory operates only in slave mode, and therefore contains no arbitration logic associated with master operation.
General specifications for the memory module are summarized in Table I . 
Operat ion
The general operation is as follows: the sequencer memories are loaded by an external slow "processor (host)" geographically for simplicity. The "processor" then sets a "Start Bit" in the sequencer which requests mastership on the bus via the arbitration logic. When the sequencer becomes the current master it then runs the sequence of FASTBUS protocols and transfers data as preprogrammed--at high speed. At termination of the sequence, it generates SR and releases mastership. The "processor" then acquires mastership on the bus, and reads out the sequencer memories and other affected FASTBUS modules for evaluation of the performance. In this manner many different variations of FASTBUS protocol can be evaluated, directed to one or more memory modules.
MEMORY SUBSYSTEM
To simplify the construction work a common memory subsystem was developed based upon Fujitsu ECL memories MB7071H. These chips, each organized s 256 words by 4 bits wide, are specified to have a maximum address access time of 10 nsec.
Eight chips are organized into a 32 bit by 256 word memory on a small P.C. board. The memory module utilizes one of these boards, and the sequencer uses one for the control memory, and two for the data/ address memory.
A CAMAC tester was designed and built for the memory subsystem and the boards were pretested using a computer controlled CAMAC test system.
MEMORY MODULE DESIGN NOTES
The reader will see from Fig. 3 that the memory module is organized internally around two busses (IN and OUT) buffered from the FASTBUS, each with its own parity circuitry. The memory itself has a eight bit pointer (MAR) and the 4 control registers have a two bit pointer (PAR). To achieve the proper timing in block transfer mode a 32-bit data out register buffers the memory data.
Word Formats for software design are illustrated in Fig. 4 . These are essentially developed from the appropriate FASTBUS specification. Note the special feature in geographical addressing--bit 7 controls auto reset of the IA's (pointers) during geographical addressing so that the prior state of the pointers can be read if desired. Bit 3 of Control Register 2 also permits direct control of loading of MAR and PAR during the logical address cycle for the same reasons as described above.
SEQUENCER MODULE DESIGN NOTES
The sequencer block diagram in Fig. 5 indicates a design philosophy evolving from the dual master-slave nature of the device. Since speed in slave operation was not considered critical, all registers associated with slave operation are on two additional busses, buffered "inbus" and buffered "outbus." This architecture shortened wiring and reduced bus loading in master operation for higher operating speed and easier debugging. The result is four internal buses in the sequencer without significantly increasing complexity.
For simplicity all accesses in slave mode are geographical, in control space. The case of multiple memories and registers in a single FASTBUS module was carefully considered and it was found that the use of TSR or Extended Address as a "pointer" made hardware design quite straightforward, although it must be recognized that this approach makes loading/reading the control and data/address memories in slave mode slightly awkward in terms of numbers of cycles.
Timing system design was quite challenging, and it was found that the best approach was separate design of master and slave timing, even if this did not optimize hardware. Even with this simplification, timing system design tends to be a somewhat iterative process.
The word formats shown in Fig. 6 
